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Abstract. Hybrid evolutionary passive analog circuits syn-
thesis method based on modified Univariate Marginal Dis-
tribution Algorithm (UMDA) and a local search algorithm
is proposed in the paper. The modification of the UMDA
algorithm which allows to specify the maximum number of
the nodes and the maximum number of the components of
the synthesized circuit is proposed. The proposed hybrid ap-
proach efficiently reduces the number of the objective func-
tion evaluations. The modified UMDA algorithm is used for
synthesis of the topology and the local search algorithm is
used for determination of the parameters of the components
of the designed circuit. As an example the proposed method
is applied to a problem of synthesis of the fractional capaci-
tor circuit.
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1. Introduction
In many areas of the engineering applications Estima-
tion of Distribution Algorithms (EDA) have proved excel-
lent capabilities of dealing with various kinds of problems
of different nature. However, in the area of the evolutionary
electronics utilization of the EDA algorithms has not been
sufficient. Several papers focused on the evolutionary design
of the whole analog circuit (the topology and the parameters
of the components) have been published. In [2] Zinchenko
published method of synthesis of the passive analog circuits
using Univariate Marginal Distribution Algorithm (UMDA)
algorithm however the method has two drawbacks. Paral-
lel connection of the components in the branches of the cir-
cuits is not possible and with increasing number of the nodes
of the designed circuit the number of the components is in-
creasing more than necessary. Another paper focused on
the evolutionary synthesis of the passive analog circuits us-
ing EDA algorithms was published by Torres [3] however
the method employs UMDA algorithm only for determina-
tion of the number of the resistors, capacitors and inductors
in the designed circuit. Minimal Switching Graph Problem
solved using hybrid EDA algorithm method was presented in
[4]. The method employs the UMDA to sample start search
points and a hill-climbing algorithm to find local optimum
of the search space.
The proposed EDA algorithm solves the drawbacks of
the method [2] mentioned above. The maximum number of
the nodes and the maximum number of the components of
the synthesized circuit can be set independently. Also encod-
ing of the parallel components is possible. Furthermore the
proposed method employs efficient hybrid approach which
significantly reduces the number of the objective function
evaluations. For the same optimization problem the number
of the evaluations of the objective function of the proposed
method is almost four times lower than for simulated anneal-
ing algorithm [12].
2. Hybrid Modified UMDA Algorithm
Initialization of population P
Start
Select population Ps
Build probabilistic model M of selected population Ps
Using probabilistic model M generate new samples Pg
Evaluate cost of samples Pg and execute local search algorithm
Create new population P
Fig. 1. Principal flowchart of the proposed method [1].
The flowchart of the proposed method is presented
in Fig. 1. Population P is formed of binary vectors of
length 135 bits which are initialized randomly with seed-
ing of 10 bits (nc = 10). Parameters storage eps is formed
of a vector of length 135 consisting of real numbers in the
range 〈0,1〉. Parameters storage eps is dynamically opti-
mized during the whole synthesis process and it is adapted
to the selected topologies in the selection phase of the al-
gorithm. The vector includes a component value for every
single admittance of the used expanded fully connected ad-
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mittance network (see Sec. 6). During initialization phase
eps is set randomly with uniform distribution.
In the next step selected population Ps is formed of the
good individuals of the previous population P.
Probabilistic model M of selected population Ps is built.
For more information on building of the probabilistic model
in UMDA algorithm please refer to [5].
Probabilistic model M built in the previous step is used
for generation of new samples of solutions Pg. The new
samples are generated using Stochastic Universal Sampling
method (SUS) and are repaired using the repairing method
described in Sec. 3.
The generated samples are evaluated using the topo-
logical information stored in the individuals of Pg and the
parameters of the components stored in eps. If the condition
of execution of the local search algorithm is fulfilled, the lo-
cal search algorithm tries to optimize the parameters of the
current solution. If the accuracy of the current solution is
improved, then storage of the parameters eps is updated ac-
cording to the results of the local search algorithm. Detailed
description of the cost evaluation phase and the local search
algorithm is presented in Sec. 4.
In the next step new population P is formed of the best
individuals of Pg and selected population Ps. The described
process is repeated until one of the termination criteria of the
algorithm is met.
3. The Unitation Constraints
Generally desired specifications of an analog circuit are
easier to reach using an analog circuit of higher complex-
ity. Due to the fact the evolutionary analog circuits synthesis
methods tend to evolve analog circuits with complexity as
large as possible. Without restriction of the number of the
components of the evolved circuit its complexity becomes
higher than necessary.
Therefore the number of the components of the evolved
circuit should be restricted to a user define value. Since in
the proposed encoding method (section 6) the number of the
components of the encoded circuit is determined by the num-
ber of the ”ones” of the binary characteristic vector c the re-
striction of the number of the components leads to a problem
with unitation constraints [6].
Definition 1. Let’s define vector x = (x1,x2, . . . ,xn) ∈
Ω. Then the unitation value of x is defined as
u(x) :=
n
∑
i=1
xi. (1)
Value of unitation function u(x) depends only on the num-
ber of the ”ones” in an input binary vector x. The unitation
values of two vectors with the same numbers of ”ones” are
equal.
A problem with unitation constraints is defined as so-
lution e in which unitation value u(e) (the number of the
”ones” in solution e) is restricted to a defined number [6].
As was described above the analog circuit synthesis
problem has to be viewed as a problem with unitation con-
straints [6]. Modification of Factorized Distribution Algo-
rithm (FDA) [7] which enables solving problems with uni-
tation constraints was described in [6]. Modification of the
UMDA algorithm which is able to handle the problems with
unitation constraints is proposed in the text bellow. Pseudo-
code of the original UMDA algorithm [5] is presented in Fig.
2.
step0: Set k = 1. Generate ni 0 points randomly.
step1: Select ns ≤ ni points. Compute the marginal frequen-
cies rk;i(xi) of the selected set.
step2: Generate ni new points according to the distribution
qk+1(x) =∏ni=1 rk;i(xi). Set k = k+1.
step3: If not terminated, go to step1.
Fig. 2. Pseudo-code of the original UMDA algorithm [1].
In [6] to handle unitation constraints problems only
generation phase (sampling) of FDA algorithm was modi-
fied. The presented approach was adopted also in the pro-
posed modification of the UMDA algorithm. The UMDA
algorithm was implemented using toolbox MATEDA 2.0 [8].
Pseudo-code of the modified UMDA algorithm is presented
in Fig. 3.
step0: Set k = 1. Generate ni 0 points randomly.
step1: Select ns ≤ ni points. Compute the marginal frequen-
cies rk;i(xi) of the selected set.
step2: Generate ni new points according to the distribution
qk+1(x) =∏ni=1 rk;i(xi). Set k = k+1.
step3: With regard to unitation constraints repair generated
points.
step4: If not terminated, go to step1.
Fig. 3. Pseudo-code of the modified UMDA algorithm [1].
One additional step (step3) was added to the original
UMDA algorithm. In step3 the generated samples are re-
paired to satisfy the desired unitation constraints.
The repairing function is applied to every single indi-
vidual of the population of the generated samples in step2.
Only nc ”ones” with the highest marginal frequencies rk;i of
every generated sample are accepted. The rest of the ”ones”
of the samples are set to zero. If the number of the ”ones”
of the sample is equal or lower than nc then the sample is
accepted without any modification and no repairing is per-
formed. This way the number of the ”ones” (which cor-
responds to the number of the components of the encoded
analog circuit) of every generated sample never exceeds nc.
Note that the repairing function is applied only for the
part of the encoding vector e which encodes the topology of
the solution (characteristic vector c in Fig. 13).
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4. The Local Search Algorithm
Evaluation of the cost values and using of the local
search algorithm will be discussed in the section. Principal
flowchart of this phase is presented in Fig. 4.
Load parameters P1 from eps
Topology information (Pg)
Evaluation of objective function→ c1
rand < PLSA
cost := c1
Local search→ c2,P2
c2 < c1
cost := c2
Based on P2 update eps
yes
no
no
yes
Fig. 4. Evaluation of the cost value and employing of the local
search algorithm [1].
The following procedure which is described bellow is
performed for every single individual Pg(i) of the population
of the generated samples Pg.
Based on the topology information stored in the binary
vector of individual Pg(i) appropriate set of parameters P1
is loaded from parameters storage eps and cost value c1 of
individual Pg(i) is evaluated.
If the condition of execution of the local search al-
gorithm (LSA) is fulfilled (rand < PLSA) the LSA tries to
improve accuracy of individual Pg(i). The probability of ex-
ecution of the LSA is set to PLSA = 0.02. The initial point of
the search of the LSA is set to parameters set P1. The num-
ber of the objective function evaluations of the LSA is set to
MaxFunEvals = 100. The results of the LSA are the cost
value of the optimized solution c2 and set of the optimized
parameters P2.
If the LSA is successful in improving of the accuracy
of individual Pg(i) and its cost value was improved (c2 < c1)
then value cost of individual Pg(i) is set to c2 (cost := c2)
and the appropriate parameters of parameters storage eps are
updated according to parameters set P2.
If the condition of execution of the LSA was not ful-
filled (rand > PLSA) or the LSA was not able to improve the
cost value of individual G(i) (c2 ≥ c1) the resulting value
cost of individual Pg(i) is set to c1 (cost := c1).
After performing of the described process cost value
cost of individual Pg(i) and updated parameters storage eps
are obtained. During the run of the algorithm the parameters
stored in eps are adapted to the topological information of the
good individuals selected in the selection phase of the algo-
rithm (Fig. 1). This way the information about the topology
stored in Pg and the information about the parameters stored
in eps are mutually optimized and the whole synthesis pro-
cess is directed towards the promising areas of the solution
space.
5. Application of the Method
A problem of synthesis of a fractional capacitor circuit
was adopted from [9] and will be used for demonstration of
the synthesis capabilities of the proposed method. The goal
is to synthesize a circuit with input impedance (2)
Zin = s−0.6. (2)
In Fig. 5 there is a circuit realization of function (2) as
presented in [9]. For the rest of the section, the circuit will
be called original approximation circuit.
Vin
68.8mΩ
163.4mF
337.5mΩ
592.7mF
1.9125Ω
1.8597F
14.85Ω
4.26F
15mΩ
13.333F
Fig. 5. Schematic of the original approximation circuit [1].
Comparison of the magnitude and the phase of Zin of
the original approximation circuit and (2) is presented in
Fig. 6 and Fig. 7 respectively. Deviation of the magnitude
and the phase of Zin of the original approximation circuit
and (2) is presented in Fig. 8 and Fig. 9 respectively.
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Fig. 6. Comparison of the magnitude characteristics of Zin re-
garding (2) and the original approximation circuit [1].
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Fig. 7. Comparison of the phase characteristics of Zin closer (2)
and the original approximation circuit [1].
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Fig. 8. Deviation of the magnitude of Zin of the original approx-
imation circuit [1].
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Fig. 9. Deviation of the phase of Zin of the original approxima-
tion circuit [1].
The highest deviations of the magnitude and the phase
of Zin of the original approximation circuit are presented in
Tab. 1.
Magnitude
ω[rad/s] 0.01 100 0.33
∆m[dB] 0.71 0.46 0.61
Phase
ω[rad/s] 0.01 100 0.14
∆p[◦] 26.3 7.98 5.2
Tab. 1. The highest deviations of the magnitude and the phase
of Zin of the original approximation circuit.
The following sections will be focused on synthesis of
the fractional capacitor circuit problem using the proposed
hybrid modified UMDA method.
6. The Encoding Method
The used encoding method is based on the idea of fully
connected admittance network. For chosen number of the
nodes the fully connected admittance network is formed by
connecting the admittances between all combinations of the
nodes of the network. The number of the admittances of the
fully connected admittance network with nn nodes can be
calculated according to (3)
nadm =
(
nn
2
)
=
nn!
2!(nn−2)! . (3)
Every single admittance of the fully connected admit-
tance network can be replaced by resistor, capacitor, inductor
or their parallel combination. Therefore the largest circuit
which can be for chosen number of the nodes nn obtained is
the circuit where every single admittance of the fully con-
nected admittance network is replaced by parallel combina-
tion of resistor, capacitor and inductor. In this paper such
circuit is denoted as expanded fully connected admittance
network and includes 3nadm components. Example of the
expanded fully connected admittance network is presented
in Fig. 10.
L1 R1 C1
L4
L2
R4
C4
R2 C2
L6
L3
R6
C6
R3 C3
R5
L5
C5
n1 n2 n3
n0
Fig. 10. Expanded fully connected admittance network Nc (nc =
4) [1].
The expanded fully connected admittance network can
be represented using complete multigraph with three multi-
ple edges at the most [10]. Complete multigraph Gc corre-
sponding to expanded fully connected admittance network
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Nc is presented in Fig. 11. Nodes n0 to n3 of network
Nc correspond to vertices v0 to v3 of complete multigraph
Gc. Branches of network Nc correspond to edges of com-
plete multigraph Gc. For example edges e5(1),e5(2),e5(3)
(on complete multigraph Gc) correspond to components
L5,R5,C5 (in network Nc) respectively. Then the problem of
searching of the topology of the analog RLC circuits can be
defined as searching of subgraph Gs on complete multigraph
Gc [10].
v1
v2
v3
v0
e5(1)
e5(2)
e5(3)
e4 (1)
e4 (2)
e4 (3)
e6(
1)
e6(
2)
e6(
3)
e 2
(1
)
e 2
(2
)
e 2
(3
)
e
1 (1)
e
1 (2)
e
1 (3)
e 3
(3
)e 3
(2
)e 3
(1
)
Fig. 11. Complete multigraph Gc representing expanded fully
connected admittance network Nc [1].
Subgraph Gs can be encoded using binary characteris-
tic vector c of length 3nadm. Every single bit of characteristic
vector c represents including or not including of the corre-
sponding edge of the complete multigraph Gc in subgraph
Gs. For example complete multigraph Gc is encoded using
characteristic vector c of length 18 bits where c(i) = 1 for
i ∈ {1,2, . . . ,18}. Example of subgraph Gs, corresponding
analog circuit and its characteristic vector c are presented in
Fig. 12.
v1 v2 v3
Gs
e5(2)
e6(2)
e6(3)
a)
n1 n2 n3
R5
R6
C6
b)
e1 e2 e3 e4 e5 e6
L R C L R C L R C L R C L R C L R C
c = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 ]
c)
Fig. 12. a) Example of subgraph Gs b) analog circuit corre-
sponding to Gs c) characteristic vector c of Gs [1].
Encoding vector e of every single solution is formed
of two parts. The first one represents the topology and is
encoded using characteristic graph c approach as described
above. The number of the nodes of the expanded fully
connected admittance network was experimentally chosen
nn = 10. To enable direct comparison of the accuracy of
the circuits synthesized using the proposed method and the
original approximation circuit presented in [9] the maximum
number of the components of the synthesized circuit was set
to the number of the components of the original approxima-
tion circuit (nc = 10). According to (3) the topology is en-
coded using binary characteristic vector c of length 135 bits
(3nadm).
The second part of encoding vector e represents in-
formation about the parameters of the components and is
represented by vector of real numbers p of length nc.
Schematic of the used encoding vector e is presented
in Fig. 13. The topological information is encoded using bi-
nary characteristic vector c = {b1, b2, b3, ..., b135} and the
parameters (the values of the components) are encoded using
vector of real numbers p = {dbl1, dbl2, db3, ..., dbl10}.
e = [ b1 b2 b3 . . . b135 ] [ dbl1 dbl2 dbl3 . . . dbl10 ]
c p
Fig. 13. Schematic diagram of encoding vector e [1].
Based on the components selected in the topological
part of the information (characteristic vector c) correspond-
ing values of the parameters are loaded from storage of the
parameters eps and copied to vector p. For example let’s as-
sume that the topology is encoded using characteristic vector
c( j) = 1 for j ∈ {1,3,15,18,28,52,78,92,107,115}. Based
on the information in characteristic vector c corresponding
parameters of storage of the parameters eps will be loaded to
vector of the parameters p as follows: p(k) = eps( j) for k ∈
{1,2, . . . ,Nc} and j ∈ {1,3,15,18,28,52,78,92,107,115} .
Based on the parameters in vector p the values of the
components are calculated using formula (4)
v =
2×106
1+ e(−1.4(10r−14))
(4)
where r are values of the parameters loaded from vector of
the parameters p. Formula (4) was formed to map the values
of the parameters stored in vector p to suitable range of the
values of the components. Since the parameters in vector p
are set in the range <0,1> corresponding values of the com-
ponents for the lowest r = 0 and for the highest r = 1 are
vmin = 0.0061 and vmax = 7.3685× 103 respectively. Note
that formula (4) is used for all three types of components
RLC. Since the used angular frequency range is from 0.01
rad/s to 100 rad/s, the values of the components are set to
non-realistic values.
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7. The Objective Function
Cost value cost is according to (7) computed as
weighted summation of the magnitude and the phase differ-
ences. Difference of magnitude ∆m is according to (5) cal-
culated as weighted absolute value of differences of desired
magnitude function fmd and magnitude of current solution
fmc over m = 101 frequency points in the range 0.01 rad/s
to 100 rad/s. Similarly difference of phase ∆p is according
to (6) calculated as weighted absolute value of differences of
desired phase function fpd and phase of current solution fpc.
∆m =
1
m
m
∑
i=1
wdm(i)| fmd(i)− fmc(i)| (5)
∆p =
1
m
m
∑
i=1
wd p(i)| fpd(i)− fpc(i)| (6)
cost = ∆mwcm+∆pwcp. (7)
Weights wcm and wcp were set to 1 and 2 respectively.
Setting of weights wdm, wd p is presented in Tab. 2. All
weight coefficients were set experimentally.
angular frequency range: wdm wd p
0.01 rad/s to 0.0398 rad/s 1.3 1.3
0.0437 rad/s to 20.8930 rad/s 1 1
22.9087 rad/s to 100 rad/s 1.3 1.3
Tab. 2. Setting of weights wdm and wd p.
Frequency responses of the current solution fmc and fpc
are obtained using nodal analysis method implemented in
Matlab.
8. Settings of the Proposed Algorithm
The goal of the synthesis is to design a circuit which
approximates function (2). The only information supplied
to the system is desired magnitude and phase characteristics
(2), maximum number of the used components (nc = 10),
maximal number of the nodes (nn = 10) and types of the
used components (resistors, capacitors, inductors).
The number of the objective function evaluations
(evals) required by the proposed algorithm consists of the
number of the evaluations required for calculation of the
cost values of all individuals of the population (PopEvals)
and the number of the evaluations required by the used
local search algorithm (LSevals). Population size was
set PopSize = 200 and number of generations was set
MaxGen = 200. Therefore PopEvals = 40e3. The local
search method requires MaxFunEvals = 100 evaluations in
each its run and it is executed with probability PLSA = 0.02
(2% Lamarckian approach [11]). The condition of execution
of LSA is tested during every single objective function eval-
uation. Therefore LSevals = 80e3 and the total number of
the objective function evaluations required by the proposed
algorithm is 120e3 (PopEvals+LSevals). Local search al-
gorithm was realized using Matlab function f mincon.
All parameters of the synthesized problem and settings
of the proposed algorithm are summarized in Tab. 3.
maximum number of the nodes (nn) 10 (0 to 9)
maximum number of the components (nc) 10
used types of the components R,L,C
negative resistors not allowed
angular frequency range 0.01 rad/s to 100 rad/s
number of the points (m) 101 (25 points/decade)
population size (PopSize) 200
number of generations (MaxGen) 200
probability of execution of LSA (PLSA) 0.02
wcm 1
wcp 2
Tab. 3. Settings of the proposed algorithm.
The algorithm UMDA is realized using Matlab toolbox
MATEDA 2.0 [8]. MATEDA initialization file is presented
in Fig. 14
PopSize = 200; n = 135; cache = [0,0,0,0,0];
Card = 2*ones(1,n); MaxGen = 200; MaxVal = -1e-2;
stop_cond_params = {MaxGen,MaxVal};
Cliques = CreateMarkovModel(n, 0);
edaparams{1} = {’seeding_pop_method’,’seedingFract’,25};
edaparams{2} = {’learning_method’,’LearnFDA’,{Cliques}};
edaparams{3} = {’sampling_method’,’SampleFDAmodif’,{PopSize}};
edaparams{4} = {’stop_cond_method’,’maxgen_maxval’,stop_cond_params};
[AllStat,Cache]=RunEDAfractal(PopSize, n, F, Card, cache, edaparams);
Fig. 14. Configuring of MATEDA 2.0 toolbox for realization of
the proposed algorithm [1].
The whole program flow of the UMDA algorithm is
realized using the functions of MATEDA 2.0 toolbox. The
only exception is the sampling phase of the algorithm which
is modified to enable dealing with the problems with unita-
tion constraints. All the parameters in Tab. 2 and Tab. 3
were set experimentally after high number of experiments.
The experiments were performed on a computer with pro-
cessor AMD Athlon II X2 245, 6GB RAM and operational
system Centos 6.5.
9. Experiments and The Solutions
There were executed 20 instances of the proposed al-
gorithm. Average running time of a single execution was 11
min. The cost values of the solutions are presented in Tab. 4.
id of run 1 2 3 4 5
cost value 3.805 2.442 3.805 2.431 2.428
id of run 6 7 8 9 10
cost value 2.437 2.443 3.653 2.433 2.436
id of run 11 12 13 14 15
cost value 2.432 3.662 5.197 5.663 5.353
id of run 16 17 18 19 20
cost value 6.071 3.805 5.691 6.072 2.429
Tab. 4. Results of 20 runs of the proposed algorithm.
As can be seen in Tab. 4 the best solution was achieved
in run 5 with cost value 2.428. The schematic diagram is
presented in Fig. 15. Schematic diagrams of another three
good solutions (run 4, run 11, run 20) are presented in Fig.
16 to Fig. 18.
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Vin 36.69Ω 0.1023F
0.6916Ω
0.4370F 0.1552Ω
0.1970F
9.43Ω
3.052F
1.090F
2.769Ω
Fig. 15. Schematic of the circuit synthesized in run 5 [1].
Vin
0.1782F
0.1549Ω
29.52Ω
5.001Ω
6.407
0.1035F
0.6424Ω
0.4724F
1.0756
2.640Ω
Fig. 16. Schematic of the circuit synthesized in run 4 [1].
Vin
0.6704Ω
0.4208F
33.13Ω
2.438Ω
1.260
2.869
10.20
0.0615Ω 0.1546F
0.2805F
Fig. 17. Schematic of the circuit synthesized in run 11 [1].
Vin 0.1018F
10.27Ω
2.856F
0.4261F
0.6952Ω
2.726Ω
1.067F
0.1550Ω
36.06Ω 0.1856F
Fig. 18. Schematic of the circuit synthesized in run 20 [1].
Comparison of the magnitude and the phase charac-
teristics of Zin of the best found approximation circuit and
desired function (2) are presented in Fig. 19 and Fig. 20
respectively.
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Fig. 19. Comparison of the magnitude of Zin of the best found
approximation circuit and (2) [1].
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Fig. 20. Comparison of the phase of Zin of the best found ap-
proximation circuit and (2) [1].
Absolute values of the deviations of the magnitude and
the phase of Zin of the best synthesized circuit are presented
in Fig. 21. and Fig. 22 respectively.
10−2 10−1 100 101 102
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
ω [rad/s]
de
via
tio
n 
of
 m
ag
ni
tu
de
 o
f Z
in
 
[dB
]
Fig. 21. Deviation of the magnitude of Zin of the best found ap-
proximation circuit [1].
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Fig. 22. Deviation of the phase of Zin of the best found approx-
imation circuit [1].
168 J. SLEZAK, T. GOTTHANS, DESIGN OF PASSIVE ANALOG ELECTRONIC CIRCUITS USING HYBRID MODIFIED UMDA ALG.
Three highest deviations of the magnitude and the
phase characteristics of Zin of the best synthesized circuit
are summarized in Tab. 5.
Magnitude
ω[rad/s] 0.01 100 3.02
∆m[dB] 0.9 0.78 0.30
Phase
ω[rad/s] 0.01 100 17.4
∆p[◦] 2.78 3.97 1.64
Tab. 5. The highest deviations of the magnitude and the phase
of Zin of the best synthesized approximation circuit.
As can be seen in Fig. 19 to Fig. 22 the maximum de-
viations of the magnitude and phase responses are located
at the boundaries of the used frequency range. At these fre-
quencies the unoptimized areas of the frequency response (0
to 10−2 rad/s and 102 to∞ rad/s) affect behavior of the circuit
in the area where the optimization was performed. The zeros
and poles diagram of the synthesized circuit is presented in
Fig. 23. All coefficients of the denominator of the approxi-
mation function of Zin are positive therefore stability of the
synthesized circuits is guaranteed.
−100 −80 −60 −40 −20 0
−40
−30
−20
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Fig. 23. The zeros and poles diagram of the best synthesized cir-
cuit [1].
Although the probability of using of all three compo-
nent types (resistors, capacitors, inductors) was equal dur-
ing the synthesis process, none of the circuits presented in
Fig. 15 to Fig. 18 include any inductors. As the proposed
algorithm was constrained to use only nc = 10 components,
it seems that using only capacitors and resistors allows the
method to reach lower cost values than in solutions where
inductors are included.
10. Comparison of The Results
In the section the best synthesized approximation cir-
cuit obtained using the proposed algorithm will be com-
pared to the original approximation circuit designed in [9]
by a classical method of the analog circuits design.
Since the proposed evolutionary synthesis method was
configured to use the same circuit complexity (10 compo-
nents at the most) as the original approximation circuit, ac-
curacy of both circuits can be directly compared.
Except the deviations at the boundaries of the used fre-
quency range (as was commented above) for the original ap-
proximation circuit the highest deviation of the magnitude is
∆m = 0.61 dB at angular frequency 0.33 rad/s. For the best
solution of the proposed method the highest deviation of the
magnitude is ∆m = 0.27 dB at angular frequency 0.30 rad/s.
Thus in terms of deviation of the magnitude the accuracy
of the synthesized circuit is more than twice better than the
original approximation circuit. Comparison of the devia-
tions of the magnitude of Zin for both circuits is presented
in Tab. 6.
original ω[rad/s] 0.01 100 0.33
circuit ∆m[dB] 0.71 0.46 0.61
synthesized ω[rad/s] 0.01 100 0.30
circuit ∆m[dB] 0.93 0.92 0.27
Tab. 6. Comparison of the deviations of the magnitude of Zin of
the original approximation circuit and the best synthe-
sized circuit.
The highest phase deviation inside the used frequency
range is for original circuit ∆p = 5.2◦ at angular frequency
0.14 rad/s and for the synthesized circuit it is ∆p = 1.5◦ at
angular frequency 0.58 rad/s. Thus phase accuracy of the
best synthesized circuit is more than three times better than
the original approximation circuit. Comparison of the maxi-
mum deviations of the phase of Zin is presented in Tab. 7.
original ω[rad/s] 0.01 100 0.14
circuit ∆p[◦] 26.3 7.98 5.2
synthesized ω[rad/s] 0.01 100 0.58
circuit ∆p[◦] 3.0 4.2 1.5
Tab. 7. Comparison of the deviations of the phase of Zin of the
original approximation circuit and the best synthesized
circuit.
In [12] the same problem of synthesis of the frac-
tional capacitor circuit was solved using simulated annealing
method. The method was able to reach solutions of the same
accuracy however the number of required evaluations of the
objective function was almost four times higher. Compari-
son of accuracy of the best solutions and numbers of evalua-
tions of the objective function of the proposed EDA method
and simulated annealing method [12] is presented in Tab. 8.
simulated annealing best cost evals
method [12] 2.45 440e3
the proposed best cost evals
EDA method 2.43 120e3
Tab. 8. Comparison of the proposed EDA method and simulated
annealing method presented in [12].
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11. Conclusion
Automated analog circuit synthesis approach based on
hybrid evolutionary method employing modified UMDA al-
gorithm and a local search algorithm was presented in the
paper. Used hybrid approach enables to employ specialized
methods for both sub problems of different nature (synthesis
of the topology and determination of the parameters).
Synthesis of the topology which is combinational opti-
mization problem was solved using modified UMDA algo-
rithm. Determination of the parameters which is continuous
optimization problem was solved using a local search algo-
rithm. The principle of the method is based on mutual inter-
action of synthesis of the topology phase (modified UMDA
algorithm) and determination of the parameters phase (the
local search algorithm) of the desired solution. Modification
of the UMDA algorithm which allows solving problems with
unitation constrains was proposed in the paper.
The proposed method was verified on the problem of
synthesis of the fractional capacitor circuit introduced in [9].
Presented experiments have shown that the proposed algo-
rithm is capable to synthesize solutions with accuracy over-
performing solutions obtained using a classical method of
the analog circuit design given in [9]. Accuracy of the mag-
nitude of Zin of the best obtained solution was more than
twice better than the original approximation circuit. Accu-
racy of the phase of Zin of the best obtained solution was
more than three times better than the original approximation
circuit.
In [12] the problem of fractional capacitor circuit real-
ization was solved using simulated annealing method (SA).
The accuracy of the circuits synthesized using SA was the
same as the solutions produced using the proposed EDA
method.
However SA required much higher number of the
objective function evaluations. While the proposed EDA
method required 120e3 objective function evaluations for
synthesis of the same problem SA required 440e3 objective
function evaluations.
For demonstration purposes the presented algorithm
was verified using nodal analysis circuit simulator imple-
mented in Matlab. Another improvement of the efficiency
of the algorithm can achieved using Model Order Reduction
Techniques [13].
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